The code uses all in all three TMU registers, drop the massive register layout structures and just define the required timer registers and use them throughout the code. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>
54 lines
1.1 KiB
C
54 lines
1.1 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* (C) Copyright 2009
|
|
* Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
|
|
*
|
|
* (C) Copyright 2007-2012
|
|
* Nobobuhiro Iwamatsu <iwamatsu@nigauri.org>
|
|
*
|
|
* (C) Copyright 2003
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/io.h>
|
|
|
|
#if defined(CONFIG_CPU_SH3)
|
|
#define TSTR 0x2
|
|
#define TCNT0 0x8
|
|
#define TCR0 0xc
|
|
#endif /* CONFIG_CPU_SH3 */
|
|
|
|
#if defined(CONFIG_CPU_SH4) || defined(CONFIG_ARCH_RMOBILE)
|
|
#define TSTR 0x4
|
|
#define TCNT0 0xc
|
|
#define TCR0 0x10
|
|
#endif /* CONFIG_CPU_SH4 */
|
|
|
|
#define TCR_TPSC 0x07
|
|
#define TSTR_STR0 BIT(0)
|
|
|
|
unsigned long get_tbclk(void)
|
|
{
|
|
#ifdef CONFIG_RCAR_GEN2
|
|
return CONFIG_SYS_CLK_FREQ / 8;
|
|
#else
|
|
return CONFIG_SYS_CLK_FREQ / 4;
|
|
#endif
|
|
}
|
|
|
|
unsigned long timer_read_counter(void)
|
|
{
|
|
return ~readl(TMU_BASE + TCNT0);
|
|
}
|
|
|
|
int timer_init(void)
|
|
{
|
|
writew(readw(TMU_BASE + TCR0) & ~TCR_TPSC, TMU_BASE + TCR0);
|
|
writeb(readb(TMU_BASE + TSTR) & ~TSTR_STR0, TMU_BASE + TSTR);
|
|
writeb(readb(TMU_BASE + TSTR) | TSTR_STR0, TMU_BASE + TSTR);
|
|
|
|
return 0;
|
|
}
|
|
|