Internal memory controller counters can reach a bad state after training in DDR4 mode if accumulated ECC or DBI mode is eanbled. Signed-off-by: York Sun <yorksun@freescale.com> |
||
---|---|---|
.. | ||
clock.h | ||
config.h | ||
fsl_serdes.h | ||
immap_ls102xa.h | ||
imx-regs.h | ||
ls102xa_stream_id.h | ||
ns_access.h | ||
spl.h |