Update the ddr init flow to support LPDDR3 and PLL bypass mode. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Ye Li <ye.li@nxp.com> |
||
---|---|---|
.. | ||
altera | ||
fsl | ||
imx | ||
marvell | ||
microchip | ||
Kconfig |
Update the ddr init flow to support LPDDR3 and PLL bypass mode. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Ye Li <ye.li@nxp.com> |
||
---|---|---|
.. | ||
altera | ||
fsl | ||
imx | ||
marvell | ||
microchip | ||
Kconfig |