8e4ab1d582
While the Exynos5420 chip is used in both Smdk5420 and in the Peach-Pit line of devices, there could be other boards using the same chip, so a common configuration file is being added (exynos5420.h) as well as two common device tree files (exynos54xx.dtsi & exynos5420.dtsi). The peach board as declared in boards.cfg is a copy of smdk5420 declaration. The configuration files are similar, but define different default device trees, console serial ports and prompts. The device tree files for smdk5420 and peach-pit inherit from the same common file. Signed-off-by: Vadim Bendebury <vbendeb@chromium.org> Signed-off-by: Akshay Saraswat <akshay.s@samsung.com> Acked-by: Simon Glass <sjg@chromium.org> Tested-by: Simon Glass <sjg@chromium.org> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
44 lines
1,017 B
Makefile
44 lines
1,017 B
Makefile
dtb-$(CONFIG_EXYNOS4) += exynos4210-origen.dtb \
|
|
exynos4210-universal_c210.dtb \
|
|
exynos4210-trats.dtb \
|
|
exynos4412-trats2.dtb
|
|
|
|
dtb-$(CONFIG_EXYNOS5) += exynos5250-arndale.dtb \
|
|
exynos5250-snow.dtb \
|
|
exynos5250-smdk5250.dtb \
|
|
exynos5420-smdk5420.dtb \
|
|
exynos5420-peach-pit.dtb
|
|
dtb-$(CONFIG_MX6) += imx6q-sabreauto.dtb
|
|
dtb-$(CONFIG_TEGRA) += tegra20-harmony.dtb \
|
|
tegra20-medcom-wide.dtb \
|
|
tegra20-paz00.dtb \
|
|
tegra20-plutux.dtb \
|
|
tegra20-seaboard.dtb \
|
|
tegra20-tec.dtb \
|
|
tegra20-trimslice.dtb \
|
|
tegra20-ventana.dtb \
|
|
tegra20-whistler.dtb \
|
|
tegra20-colibri_t20_iris.dtb \
|
|
tegra30-beaver.dtb \
|
|
tegra30-cardhu.dtb \
|
|
tegra30-tec-ng.dtb \
|
|
tegra114-dalmore.dtb \
|
|
tegra124-jetson-tk1.dtb \
|
|
tegra124-venice2.dtb
|
|
dtb-$(CONFIG_ZYNQ) += zynq-zc702.dtb \
|
|
zynq-zc706.dtb \
|
|
zynq-zed.dtb \
|
|
zynq-microzed.dtb \
|
|
zynq-zc770-xm010.dtb \
|
|
zynq-zc770-xm012.dtb \
|
|
zynq-zc770-xm013.dtb
|
|
|
|
targets += $(dtb-y)
|
|
|
|
DTC_FLAGS += -R 4 -p 0x1000
|
|
|
|
PHONY += dtbs
|
|
dtbs: $(addprefix $(obj)/, $(dtb-y))
|
|
@:
|
|
|
|
clean-files := *.dtb
|