f26c8a8e77
Clocks are an important feature of platforms and have become increasing complex with time. Most modern SoCs have multiple PLLs and dozens of clock dividers which distribute clocks to on-chip peripherals. Some SoC implementations have a clock API which is private to that SoC family, e.g. Tegra and Exynos. This is useful but it would be better to have a common API that can be understood and used throughout U-Boot. Add a simple clock API as a starting point. It supports querying and setting the rate of a clock. Each clock is a device. To reduce memory and processing overhead the concept of peripheral clocks is provided. These do not need to be explicit devices - it is possible to write a driver that can adjust the I2C clock (for example) without an explicit I2C clock device. This can dramatically reduce the number of devices (and associated overhead) in a complex SoC. Clocks are referenced by a number, and it is expected that SoCs will define that numbering themselves via an enum. Signed-off-by: Simon Glass <sjg@chromium.org>
58 lines
1 KiB
C
58 lines
1 KiB
C
/*
|
|
* Copyright (C) 2015 Google, Inc
|
|
* Written by Simon Glass <sjg@chromium.org>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <clk.h>
|
|
#include <dm.h>
|
|
#include <errno.h>
|
|
#include <dm/lists.h>
|
|
#include <dm/root.h>
|
|
|
|
ulong clk_get_rate(struct udevice *dev)
|
|
{
|
|
struct clk_ops *ops = clk_get_ops(dev);
|
|
|
|
if (!ops->get_rate)
|
|
return -ENOSYS;
|
|
|
|
return ops->get_rate(dev);
|
|
}
|
|
|
|
ulong clk_set_rate(struct udevice *dev, ulong rate)
|
|
{
|
|
struct clk_ops *ops = clk_get_ops(dev);
|
|
|
|
if (!ops->set_rate)
|
|
return -ENOSYS;
|
|
|
|
return ops->set_rate(dev, rate);
|
|
}
|
|
|
|
ulong clk_get_periph_rate(struct udevice *dev, int periph)
|
|
{
|
|
struct clk_ops *ops = clk_get_ops(dev);
|
|
|
|
if (!ops->get_periph_rate)
|
|
return -ENOSYS;
|
|
|
|
return ops->get_periph_rate(dev, periph);
|
|
}
|
|
|
|
ulong clk_set_periph_rate(struct udevice *dev, int periph, ulong rate)
|
|
{
|
|
struct clk_ops *ops = clk_get_ops(dev);
|
|
|
|
if (!ops->set_periph_rate)
|
|
return -ENOSYS;
|
|
|
|
return ops->set_periph_rate(dev, periph, rate);
|
|
}
|
|
|
|
UCLASS_DRIVER(clk) = {
|
|
.id = UCLASS_CLK,
|
|
.name = "clk",
|
|
};
|