Previous code presumes each DIMM has up to two rank (chip select). Newer DDR controller supports up to four chip select on one DIMM. Signed-off-by: York Sun <yorksun@freescale.com> |
||
---|---|---|
.. | ||
ddr | ||
cpu.c | ||
fdt.c | ||
fsl_lbc.c | ||
Makefile | ||
pci_cfg.c |
Previous code presumes each DIMM has up to two rank (chip select). Newer DDR controller supports up to four chip select on one DIMM. Signed-off-by: York Sun <yorksun@freescale.com> |
||
---|---|---|
.. | ||
ddr | ||
cpu.c | ||
fdt.c | ||
fsl_lbc.c | ||
Makefile | ||
pci_cfg.c |