u-boot/board/freescale/b4860qds
Stephen George 49e946cb6a board/t4240qds, b4860qds: LAW/TLB for DCSR set to size 32M
Debug trace buffers are memory mapped in DCSR space beyond 4M.

Signed-off-by: Stephen George <stephen.george@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
2013-05-24 16:54:12 -05:00
..
b4860qds.c ppc: Move lbc_clk and cpu to arch_global_data 2013-02-04 09:04:57 -05:00
b4860qds.h powerpc/b4860qds: Added Support for B4860QDS 2013-01-30 11:25:11 -06:00
b4860qds_crossbar_con.h powerpc/b4860qds: Added Support for B4860QDS 2013-01-30 11:25:11 -06:00
b4860qds_qixis.h powerpc/b4860qds: Added Support for B4860QDS 2013-01-30 11:25:11 -06:00
ddr.c powerpc/b4860qds: Assign DDR address in board file 2013-05-14 16:13:25 -05:00
eth_b4860qds.c powerpc/b4860qds: Added Support for B4860QDS 2013-01-30 11:25:11 -06:00
law.c board/t4240qds, b4860qds: LAW/TLB for DCSR set to size 32M 2013-05-24 16:54:12 -05:00
Makefile powerpc/b4860qds: Added Support for B4860QDS 2013-01-30 11:25:11 -06:00
pci.c powerpc/b4860qds: Added Support for B4860QDS 2013-01-30 11:25:11 -06:00
tlb.c board/t4240qds, b4860qds: LAW/TLB for DCSR set to size 32M 2013-05-24 16:54:12 -05:00