Difuse/u-boot
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

imx: imx8ulp: Reconfigure MRC3 for SRAM0 access

Browse source 
Some space in SRAM0 will be protected by S400 to allow RX SecPriv mode
access only for boot purpose. Since SW will reuse the SRAM0 as SCMI
buffer and SPL container loading buffer, need to reconfigure MRC3.

Signed-off-by: Ye Li <ye.li@nxp.com>
Reviewed-by: Peng Fan <peng.fan@nxp.com>
This commit is contained in:
Ye Li 2023-01-31 16:42:20 +08:00 committed by Stefano Babic
parent b36756c769
commit e01d1b1e30
1 changed files with 15 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

15
arch/arm/mach-imx/imx8ulp/rdc.c
View file

@ -276,6 +276,21 @@ void xrdc_init_mda(void)
void xrdc_init_mrc(void)
{
/* Re-config MRC3 for SRAM0 in case protected by S400 */
xrdc_config_mrc_w0_w1(3, 0, 0x22010000, 0x10000);
xrdc_config_mrc_dx_perm(3, 0, 0, 1);
xrdc_config_mrc_dx_perm(3, 0, 1, 1);
xrdc_config_mrc_dx_perm(3, 0, 4, 1);
xrdc_config_mrc_dx_perm(3, 0, 5, 1);
xrdc_config_mrc_dx_perm(3, 0, 6, 1);
xrdc_config_mrc_dx_perm(3, 0, 7, 1);
xrdc_config_mrc_w3_w4(3, 0, 0x0, 0x80000FFF);
/* Clear other 3 regions of MRC3 to invalid */
xrdc_config_mrc_w3_w4(3, 1, 0x0, 0x0);
xrdc_config_mrc_w3_w4(3, 2, 0x0, 0x0);
xrdc_config_mrc_w3_w4(3, 3, 0x0, 0x0);
/* Set MRC4 and MRC5 for DDR access from A35 and AP NIC PER masters */
xrdc_config_mrc_w0_w1(4, 0, CFG_SYS_SDRAM_BASE, PHYS_SDRAM_SIZE);
xrdc_config_mrc_dx_perm(4, 0, 1, 1);