Difuse/u-boot
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

microblaze: clean uart16550 and uartlite handling

Browse source 
Signed-off-by: Michal Simek <monstr@monstr.eu>
This commit is contained in:
Michal Simek 2008-03-28 12:13:03 +01:00
parent 0b20f25087
commit af7ae1a411
4 changed files with 34 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
board/xilinx/ml401/xparameters.h
View file

@ -41,8 +41,8 @@
#define XILINX_TIMER_IRQ 0 #define XILINX_TIMER_IRQ 0
/* Uart pheriphery is RS232_Uart */ /* Uart pheriphery is RS232_Uart */
#define XILINX_UART_BASEADDR 0x40600000 #define XILINX_UARTLITE_BASEADDR 0x40600000
#define XILINX_UART_BAUDRATE 115200 #define XILINX_UARTLITE_BAUDRATE 115200
/* IIC pheriphery is IIC_EEPROM */ /* IIC pheriphery is IIC_EEPROM */
#define XILINX_IIC_0_BASEADDR 0x40800000 #define XILINX_IIC_0_BASEADDR 0x40800000

4
board/xilinx/xupv2p/xparameters.h
View file

@ -37,8 +37,8 @@
#define XILINX_TIMER_IRQ 1 #define XILINX_TIMER_IRQ 1
/* Uart pheriphery is RS232_Uart_1 */ /* Uart pheriphery is RS232_Uart_1 */
#define XILINX_UART_BASEADDR 0x40600000 #define XILINX_UARTLITE_BASEADDR 0x40600000
#define XILINX_UART_BAUDRATE 115200 #define XILINX_UARTLITE_BAUDRATE 115200
/* GPIO is LEDs_4Bit*/ /* GPIO is LEDs_4Bit*/
#define XILINX_GPIO_BASEADDR 0x40000000 #define XILINX_GPIO_BASEADDR 0x40000000

17
include/configs/ml401.h
View file

@ -32,10 +32,23 @@
#define CONFIG_ML401 1 /* ML401 Board */ #define CONFIG_ML401 1 /* ML401 Board */
/* uart */ /* uart */
#ifdef XILINX_UARTLITE_BASEADDR
#define CONFIG_XILINX_UARTLITE #define CONFIG_XILINX_UARTLITE
#define CONFIG_SERIAL_BASE XILINX_UART_BASEADDR #define CONFIG_SERIAL_BASE XILINX_UARTLITE_BASEADDR
#define CONFIG_BAUDRATE XILINX_UART_BAUDRATE #define CONFIG_BAUDRATE XILINX_UARTLITE_BAUDRATE
#define CFG_BAUDRATE_TABLE { CONFIG_BAUDRATE } #define CFG_BAUDRATE_TABLE { CONFIG_BAUDRATE }
#else
#ifdef XILINX_UART16550_BASEADDR
#define CFG_NS16550
#define CFG_NS16550_SERIAL
#define CFG_NS16550_REG_SIZE 4
#define CONFIG_CONS_INDEX 1
#define CFG_NS16550_COM1 XILINX_UART16550_BASEADDR
#define CFG_NS16550_CLK XILINX_UART16550_CLOCK_HZ
#define CONFIG_BAUDRATE 115200
#define CFG_BAUDRATE_TABLE { 9600, 115200 }
#endif
#endif
/* setting reset address */ /* setting reset address */
/*#define CFG_RESET_ADDRESS TEXT_BASE*/ /*#define CFG_RESET_ADDRESS TEXT_BASE*/

17
include/configs/xupv2p.h
View file

@ -31,10 +31,23 @@
#define CONFIG_XUPV2P 1 #define CONFIG_XUPV2P 1
/* uart */ /* uart */
#ifdef XILINX_UARTLITE_BASEADDR
#define CONFIG_XILINX_UARTLITE #define CONFIG_XILINX_UARTLITE
#define CONFIG_SERIAL_BASE XILINX_UART_BASEADDR #define CONFIG_SERIAL_BASE XILINX_UARTLITE_BASEADDR
#define CONFIG_BAUDRATE XILINX_UART_BAUDRATE #define CONFIG_BAUDRATE XILINX_UARTLITE_BAUDRATE
#define CFG_BAUDRATE_TABLE { CONFIG_BAUDRATE } #define CFG_BAUDRATE_TABLE { CONFIG_BAUDRATE }
#else
#ifdef XILINX_UART16550_BASEADDR
#define CFG_NS16550
#define CFG_NS16550_SERIAL
#define CFG_NS16550_REG_SIZE 4
#define CONFIG_CONS_INDEX 1
#define CFG_NS16550_COM1 XILINX_UART16550_BASEADDR
#define CFG_NS16550_CLK XILINX_UART16550_CLOCK_HZ
#define CONFIG_BAUDRATE 115200
#define CFG_BAUDRATE_TABLE { 9600, 115200 }
#endif
#endif
/* /*
* setting reset address * setting reset address