misc: add Qualcomm GENI SE QUP device driver
This change adds a Qualcomm GENI SE QUP device driver as a wrapper for actually enabled and used serial devices found on a board. At the moment the driver is pretty simple, its intention is to populate childred devices and provide I/O mem read interface to them as clients, this is needed for GENI UART driver to set up a proper clock divider and provide the actually asked baud rate. Signed-off-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org> Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org>
This commit is contained in:
parent
6f63c296fe
commit
1b15483deb
3 changed files with 49 additions and 0 deletions
|
@ -511,6 +511,13 @@ config WINBOND_W83627
|
|||
legacy UART or other devices in the Winbond Super IO chips
|
||||
on X86 platforms.
|
||||
|
||||
config QCOM_GENI_SE
|
||||
bool "Qualcomm GENI Serial Engine Driver"
|
||||
depends on ARCH_SNAPDRAGON
|
||||
help
|
||||
The driver manages Generic Interface (GENI) firmware based
|
||||
Qualcomm Technologies, Inc. Universal Peripheral (QUP) Wrapper.
|
||||
|
||||
config QFW
|
||||
bool
|
||||
help
|
||||
|
|
|
@ -60,6 +60,7 @@ obj-$(CONFIG_NUVOTON_NCT6102D) += nuvoton_nct6102d.o
|
|||
obj-$(CONFIG_P2SB) += p2sb-uclass.o
|
||||
obj-$(CONFIG_PCA9551_LED) += pca9551_led.o
|
||||
obj-$(CONFIG_$(SPL_)PWRSEQ) += pwrseq-uclass.o
|
||||
obj-$(CONFIG_QCOM_GENI_SE) += qcom-geni-se.o
|
||||
ifdef CONFIG_QFW
|
||||
obj-y += qfw.o
|
||||
obj-$(CONFIG_QFW_PIO) += qfw_pio.o
|
||||
|
|
41
drivers/misc/qcom-geni-se.c
Normal file
41
drivers/misc/qcom-geni-se.c
Normal file
|
@ -0,0 +1,41 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Qualcomm Generic Interface (GENI) Serial Engine (SE) Wrapper
|
||||
*
|
||||
* Copyright (C) 2023 Linaro Ltd. <vladimir.zapolskiy@linaro.org>
|
||||
*/
|
||||
|
||||
#include <common.h>
|
||||
#include <dm.h>
|
||||
#include <misc.h>
|
||||
#include <asm/io.h>
|
||||
|
||||
static int geni_se_qup_read(struct udevice *dev, int offset,
|
||||
void *buf, int size)
|
||||
{
|
||||
fdt_addr_t base = dev_read_addr(dev);
|
||||
|
||||
if (size != sizeof(u32))
|
||||
return -EINVAL;
|
||||
|
||||
*(u32 *)buf = readl(base + offset);
|
||||
|
||||
return size;
|
||||
}
|
||||
|
||||
static struct misc_ops geni_se_qup_ops = {
|
||||
.read = geni_se_qup_read,
|
||||
};
|
||||
|
||||
static const struct udevice_id geni_se_qup_ids[] = {
|
||||
{ .compatible = "qcom,geni-se-qup" },
|
||||
{}
|
||||
};
|
||||
|
||||
U_BOOT_DRIVER(geni_se_qup) = {
|
||||
.name = "geni_se_qup",
|
||||
.id = UCLASS_MISC,
|
||||
.of_match = geni_se_qup_ids,
|
||||
.ops = &geni_se_qup_ops,
|
||||
.flags = DM_FLAG_PRE_RELOC,
|
||||
};
|
Loading…
Reference in a new issue