3a4b751110
The uart node is enabled on all devices except one (GL-USB150 *). Thus, let's not have a few hundred nodes to enable it, but do not disable it in the first place. Where the majority of devices is using it, also move the serial0 alias to the DTSI. *) Since GL-USB150 even defines serial0 alias, the missing uart is probably just a mistake. Anyway, disable it for now so this patch stays cosmetic. Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
153 lines
2.6 KiB
Text
153 lines
2.6 KiB
Text
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "qca953x.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
compatible = "comfast,cf-e110n-v2", "qca,qca9533";
|
|
model = "COMFAST CF-E110N v2";
|
|
|
|
aliases {
|
|
serial0 = &uart;
|
|
led-boot = &led_rssihigh;
|
|
led-failsafe = &led_rssihigh;
|
|
led-upgrade = &led_rssihigh;
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&jtag_disable_pins &led_rssilow_pin &led_rssimediumhigh_pin &led_rssihigh_pin>;
|
|
|
|
wan {
|
|
label = "green:wan";
|
|
gpios = <&gpio 3 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
lan {
|
|
label = "green:lan";
|
|
gpios = <&gpio 2 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
rssilow {
|
|
label = "red:rssilow";
|
|
gpios = <&gpio 11 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
rssimediumlow {
|
|
label = "red:rssimediumlow";
|
|
gpios = <&gpio 12 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
rssimediumhigh {
|
|
label = "green:rssimediumhigh";
|
|
gpios = <&gpio 14 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
led_rssihigh: rssihigh {
|
|
label = "green:rssihigh";
|
|
gpios = <&gpio 16 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
ath9k-leds {
|
|
compatible = "gpio-leds";
|
|
|
|
wlan {
|
|
label = "green:wlan";
|
|
gpios = <&gpio 0 GPIO_ACTIVE_LOW>;
|
|
linux,default-trigger = "phy0tpt";
|
|
};
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
|
|
reset {
|
|
label = "reset";
|
|
linux,code = <KEY_RESTART>;
|
|
gpios = <&gpio 17 GPIO_ACTIVE_LOW>;
|
|
debounce-interval = <60>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&pinmux {
|
|
led_rssilow_pin: pinmux_rssilow_pin {
|
|
pinctrl-single,bits = <0x8 0x0 0xff000000>;
|
|
};
|
|
|
|
led_rssimediumhigh_pin: pinmux_rssimediumhigh_pin {
|
|
pinctrl-single,bits = <0xc 0x0 0x00ff0000>;
|
|
};
|
|
|
|
led_rssihigh_pin: pinmux_rssihigh_pin {
|
|
pinctrl-single,bits = <0x10 0x0 0x000000ff>;
|
|
};
|
|
};
|
|
|
|
&spi {
|
|
status = "okay";
|
|
|
|
flash@0 {
|
|
compatible = "winbond,w25q128", "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <25000000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "u-boot";
|
|
reg = <0x000000 0x010000>;
|
|
read-only;
|
|
};
|
|
|
|
art: partition@10000 {
|
|
label = "art";
|
|
reg = <0x010000 0x010000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@20000 {
|
|
compatible = "denx,uimage";
|
|
label = "firmware";
|
|
reg = <0x020000 0xfd0000>;
|
|
};
|
|
|
|
partition@ff0000 {
|
|
label = "nvram";
|
|
reg = <0xff0000 0x010000>;
|
|
read-only;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
ð0 {
|
|
status = "okay";
|
|
|
|
phy-handle = <&swphy4>;
|
|
|
|
mtd-mac-address = <&art 0x0>;
|
|
};
|
|
|
|
ð1 {
|
|
mtd-mac-address = <&art 0x1002>;
|
|
|
|
gmac-config {
|
|
device = <&gmac>;
|
|
};
|
|
};
|
|
|
|
&wmac {
|
|
status = "okay";
|
|
|
|
mtd-cal-data = <&art 0x1000>;
|
|
mtd-mac-address = <&art 0x6>;
|
|
};
|