921d438564
Replace PCIe patch with upstream version and update DTS with new PBUS CSR property now required. Tested-by: Aleksander Jan Bajkowski <olek2@wp.pl> # tested on Quantum W1700k Tested-by: Andrew LaMarche <andrewjlamarche@gmail.com> Link: https://github.com/openwrt/openwrt/pull/18166 Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
35 lines
1.5 KiB
Diff
35 lines
1.5 KiB
Diff
From 0c9d2d2ef0d916b490a9222ed20ff4616fca876d Mon Sep 17 00:00:00 2001
|
|
From: Lorenzo Bianconi <lorenzo@kernel.org>
|
|
Date: Wed, 8 Jan 2025 10:50:42 +0100
|
|
Subject: [PATCH 3/6] PCI: mediatek-gen3: Add comment about initialization
|
|
order in mtk_pcie_en7581_power_up()
|
|
MIME-Version: 1.0
|
|
Content-Type: text/plain; charset=UTF-8
|
|
Content-Transfer-Encoding: 8bit
|
|
|
|
Add a comment in mtk_pcie_en7581_power_up() to clarify, unlike the other
|
|
MediaTek Gen3 controllers, the Airoha EN7581 requires PHY initialization
|
|
and power-on before PHY reset deassert.
|
|
|
|
Link: https://lore.kernel.org/r/20250108-pcie-en7581-fixes-v6-3-21ac939a3b9b@kernel.org
|
|
Signed-off-by: Lorenzo Bianconi <lorenzo@kernel.org>
|
|
Signed-off-by: Krzysztof Wilczyński <kwilczynski@kernel.org>
|
|
Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
|
|
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
|
|
---
|
|
drivers/pci/controller/pcie-mediatek-gen3.c | 4 ++++
|
|
1 file changed, 4 insertions(+)
|
|
|
|
--- a/drivers/pci/controller/pcie-mediatek-gen3.c
|
|
+++ b/drivers/pci/controller/pcie-mediatek-gen3.c
|
|
@@ -887,6 +887,10 @@ static int mtk_pcie_en7581_power_up(stru
|
|
/* Wait for the time needed to complete the reset lines assert. */
|
|
mdelay(PCIE_EN7581_RESET_TIME_MS);
|
|
|
|
+ /*
|
|
+ * Unlike the other MediaTek Gen3 controllers, the Airoha EN7581
|
|
+ * requires PHY initialization and power-on before PHY reset deassert.
|
|
+ */
|
|
err = phy_init(pcie->phy);
|
|
if (err) {
|
|
dev_err(dev, "failed to initialize PHY\n");
|