332645a610
- Backport upstream Winbond W25N04KV Flash support.
- Backport upstream GigaDevice series Flash support.
- Backport pending Airoha AN8855 switch TPID value fix.
- Backport Mediatek UART baudrate accuracy compensation support.
- Pull mtk patchset from MTK SDK mtksoc-20250711 branch:
Remove mt7622_rfb changes. The MTK SDK already dropped them.
Replace Airoha ethernet PHY driver with new version.
Split downstream snfi changes into independent patches.
Add new Marvell CUX3410 PHY driver.
Add new MediaTek built-in 2.5Gbps PHY driver.
Signed-off-by: Shiji Yang <yangshiji66@outlook.com>
54 lines
1.4 KiB
Diff
54 lines
1.4 KiB
Diff
From 3414e92ca55af9e4d0c20d93fcba0024ca35eb10 Mon Sep 17 00:00:00 2001
|
|
From: Weijie Gao <weijie.gao@mediatek.com>
|
|
Date: Wed, 3 Mar 2021 10:51:43 +0800
|
|
Subject: [PATCH 16/30] board: mt7622: use new spi-nand driver
|
|
|
|
Enable new spi-nand driver support for mt7622_rfb_defconfig
|
|
|
|
Signed-off-by: Weijie Gao <weijie.gao@mediatek.com>
|
|
---
|
|
arch/arm/dts/mt7622-rfb.dts | 7 +++++++
|
|
arch/arm/dts/mt7622.dtsi | 16 ++++++++++++++++
|
|
2 files changed, 23 insertions(+)
|
|
|
|
--- a/arch/arm/dts/mt7622-rfb.dts
|
|
+++ b/arch/arm/dts/mt7622-rfb.dts
|
|
@@ -196,6 +196,13 @@
|
|
};
|
|
};
|
|
|
|
+&snand {
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&snfi_pins>;
|
|
+ status = "okay";
|
|
+ quad-spi;
|
|
+};
|
|
+
|
|
&uart0 {
|
|
status = "okay";
|
|
};
|
|
--- a/arch/arm/dts/mt7622.dtsi
|
|
+++ b/arch/arm/dts/mt7622.dtsi
|
|
@@ -53,6 +53,22 @@
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
+ snand: snand@1100d000 {
|
|
+ compatible = "mediatek,mt7622-snand";
|
|
+ reg = <0x1100d000 0x1000>,
|
|
+ <0x1100e000 0x1000>;
|
|
+ reg-names = "nfi", "ecc";
|
|
+ clocks = <&pericfg CLK_PERI_NFI_PD>,
|
|
+ <&pericfg CLK_PERI_SNFI_PD>,
|
|
+ <&pericfg CLK_PERI_NFIECC_PD>;
|
|
+ clock-names = "nfi_clk", "pad_clk", "ecc_clk";
|
|
+ assigned-clocks = <&topckgen CLK_TOP_AXI_SEL>,
|
|
+ <&topckgen CLK_TOP_NFI_INFRA_SEL>;
|
|
+ assigned-clock-parents = <&topckgen CLK_TOP_SYSPLL1_D2>,
|
|
+ <&topckgen CLK_TOP_UNIVPLL2_D8>;
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
snor: snor@11014000 {
|
|
compatible = "mediatek,mtk-snor";
|
|
reg = <0x11014000 0x1000>;
|