realtek: timer: Activate for RTL930x devices
Use the new timer driver for the RTL930x devices. Signed-off-by: Olliver Schinagl <oliver@schinagl.nl> [remove old clock provider, select MIPS_EXTERNAL_TIMER and refresh kernel config] Signed-off-by: Sander Vanheule <sander@svanheule.net>
This commit is contained in:
parent
38cba61bff
commit
68e28cdc47
3 changed files with 16 additions and 15 deletions
|
@ -57,14 +57,6 @@
|
||||||
interrupts = <2>, <3>, <4>, <5>, <6>, <7>;
|
interrupts = <2>, <3>, <4>, <5>, <6>, <7>;
|
||||||
};
|
};
|
||||||
|
|
||||||
rtl9300clock: rtl9300clock@3200 {
|
|
||||||
compatible = "realtek,rtl9300clock";
|
|
||||||
reg = <0x3200 0x10>, <0x3210 0x10>;
|
|
||||||
|
|
||||||
interrupt-parent = <&intc>;
|
|
||||||
interrupts = <7 5>, <8 5>;
|
|
||||||
};
|
|
||||||
|
|
||||||
spi0: spi@1200 {
|
spi0: spi@1200 {
|
||||||
compatible = "realtek,rtl8380-spi";
|
compatible = "realtek,rtl8380-spi";
|
||||||
reg = <0x1200 0x100>;
|
reg = <0x1200 0x100>;
|
||||||
|
@ -73,6 +65,16 @@
|
||||||
#size-cells = <0>;
|
#size-cells = <0>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
timer0: timer@3200 {
|
||||||
|
compatible = "realtek,rtl930x-timer", "realtek,otto-timer";
|
||||||
|
reg = <0x3200 0x10>, <0x3210 0x10>, <0x3220 0x10>,
|
||||||
|
<0x3230 0x10>, <0x3240 0x10>;
|
||||||
|
|
||||||
|
interrupt-parent = <&intc>;
|
||||||
|
interrupts = <7 4>, <8 4>, <9 4>, <10 4>, <11 4>;
|
||||||
|
clocks = <&lx_clk>;
|
||||||
|
};
|
||||||
|
|
||||||
uart0: uart@2000 {
|
uart0: uart@2000 {
|
||||||
compatible = "ns16550a";
|
compatible = "ns16550a";
|
||||||
reg = <0x2000 0x100>;
|
reg = <0x2000 0x100>;
|
||||||
|
|
|
@ -25,7 +25,7 @@ Submitted-by: Birger Koblitz <git@birger-koblitz.de>
|
||||||
platform-$(CONFIG_SGI_IP28) += sgi-ip22/
|
platform-$(CONFIG_SGI_IP28) += sgi-ip22/
|
||||||
--- a/arch/mips/Kconfig
|
--- a/arch/mips/Kconfig
|
||||||
+++ b/arch/mips/Kconfig
|
+++ b/arch/mips/Kconfig
|
||||||
@@ -1053,8 +1053,59 @@ config NLM_XLP_BOARD
|
@@ -1053,8 +1053,58 @@ config NLM_XLP_BOARD
|
||||||
This board is based on Netlogic XLP Processor.
|
This board is based on Netlogic XLP Processor.
|
||||||
Say Y here if you have a XLP based board.
|
Say Y here if you have a XLP based board.
|
||||||
|
|
||||||
|
@ -68,8 +68,7 @@ Submitted-by: Birger Koblitz <git@birger-koblitz.de>
|
||||||
+ bool "Realtek RTL930X based platforms"
|
+ bool "Realtek RTL930X based platforms"
|
||||||
+ depends on RTL83XX
|
+ depends on RTL83XX
|
||||||
+ select MIPS_CPU_SCACHE
|
+ select MIPS_CPU_SCACHE
|
||||||
+ select CSRC_R4K
|
+ select MIPS_EXTERNAL_TIMER
|
||||||
+ select CEVT_RTL9300
|
|
||||||
+ select SYS_SUPPORTS_MULTITHREADING
|
+ select SYS_SUPPORTS_MULTITHREADING
|
||||||
+
|
+
|
||||||
+config RTL931X
|
+config RTL931X
|
||||||
|
|
|
@ -9,7 +9,6 @@ CONFIG_BLK_DEV_RAM=y
|
||||||
CONFIG_BLK_DEV_RAM_COUNT=16
|
CONFIG_BLK_DEV_RAM_COUNT=16
|
||||||
CONFIG_BLK_DEV_RAM_SIZE=4096
|
CONFIG_BLK_DEV_RAM_SIZE=4096
|
||||||
CONFIG_BOARD_SCACHE=y
|
CONFIG_BOARD_SCACHE=y
|
||||||
CONFIG_CEVT_RTL9300=y
|
|
||||||
CONFIG_CLONE_BACKWARDS=y
|
CONFIG_CLONE_BACKWARDS=y
|
||||||
CONFIG_COMMON_CLK=y
|
CONFIG_COMMON_CLK=y
|
||||||
# CONFIG_COMMON_CLK_REALTEK is not set
|
# CONFIG_COMMON_CLK_REALTEK is not set
|
||||||
|
@ -33,7 +32,6 @@ CONFIG_CPU_SUPPORTS_MSA=y
|
||||||
CONFIG_CRYPTO_LIB_BLAKE2S_GENERIC=y
|
CONFIG_CRYPTO_LIB_BLAKE2S_GENERIC=y
|
||||||
CONFIG_CRYPTO_LIB_POLY1305_RSIZE=2
|
CONFIG_CRYPTO_LIB_POLY1305_RSIZE=2
|
||||||
CONFIG_CRYPTO_RNG2=y
|
CONFIG_CRYPTO_RNG2=y
|
||||||
CONFIG_CSRC_R4K=y
|
|
||||||
CONFIG_DEBUG_SECTION_MISMATCH=y
|
CONFIG_DEBUG_SECTION_MISMATCH=y
|
||||||
CONFIG_DMA_NONCOHERENT=y
|
CONFIG_DMA_NONCOHERENT=y
|
||||||
CONFIG_DTC=y
|
CONFIG_DTC=y
|
||||||
|
@ -113,11 +111,11 @@ CONFIG_MIGRATION=y
|
||||||
CONFIG_MIPS=y
|
CONFIG_MIPS=y
|
||||||
CONFIG_MIPS_ASID_BITS=8
|
CONFIG_MIPS_ASID_BITS=8
|
||||||
CONFIG_MIPS_ASID_SHIFT=0
|
CONFIG_MIPS_ASID_SHIFT=0
|
||||||
CONFIG_MIPS_CLOCK_VSYSCALL=y
|
|
||||||
# CONFIG_MIPS_CMDLINE_FROM_BOOTLOADER is not set
|
# CONFIG_MIPS_CMDLINE_FROM_BOOTLOADER is not set
|
||||||
CONFIG_MIPS_CMDLINE_FROM_DTB=y
|
CONFIG_MIPS_CMDLINE_FROM_DTB=y
|
||||||
CONFIG_MIPS_CPU_SCACHE=y
|
CONFIG_MIPS_CPU_SCACHE=y
|
||||||
CONFIG_MIPS_EBPF_JIT=y
|
CONFIG_MIPS_EBPF_JIT=y
|
||||||
|
CONFIG_MIPS_EXTERNAL_TIMER=y
|
||||||
CONFIG_MIPS_L1_CACHE_SHIFT=5
|
CONFIG_MIPS_L1_CACHE_SHIFT=5
|
||||||
CONFIG_MIPS_LD_CAN_LINK_VDSO=y
|
CONFIG_MIPS_LD_CAN_LINK_VDSO=y
|
||||||
# CONFIG_MIPS_MT_SMP is not set
|
# CONFIG_MIPS_MT_SMP is not set
|
||||||
|
@ -166,7 +164,7 @@ CONFIG_POWER_RESET_GPIO_RESTART=y
|
||||||
CONFIG_POWER_RESET_SYSCON=y
|
CONFIG_POWER_RESET_SYSCON=y
|
||||||
CONFIG_PTP_1588_CLOCK_OPTIONAL=y
|
CONFIG_PTP_1588_CLOCK_OPTIONAL=y
|
||||||
CONFIG_RATIONAL=y
|
CONFIG_RATIONAL=y
|
||||||
# CONFIG_REALTEK_OTTO_TIMER is not set
|
CONFIG_REALTEK_OTTO_TIMER=y
|
||||||
CONFIG_REALTEK_OTTO_WDT=y
|
CONFIG_REALTEK_OTTO_WDT=y
|
||||||
CONFIG_REALTEK_PHY=y
|
CONFIG_REALTEK_PHY=y
|
||||||
CONFIG_REALTEK_SOC_PHY=y
|
CONFIG_REALTEK_SOC_PHY=y
|
||||||
|
@ -199,6 +197,8 @@ CONFIG_SYS_SUPPORTS_MIPS16=y
|
||||||
CONFIG_SYS_SUPPORTS_MULTITHREADING=y
|
CONFIG_SYS_SUPPORTS_MULTITHREADING=y
|
||||||
CONFIG_TARGET_ISA_REV=2
|
CONFIG_TARGET_ISA_REV=2
|
||||||
CONFIG_TICK_CPU_ACCOUNTING=y
|
CONFIG_TICK_CPU_ACCOUNTING=y
|
||||||
|
CONFIG_TIMER_OF=y
|
||||||
|
CONFIG_TIMER_PROBE=y
|
||||||
CONFIG_TINY_SRCU=y
|
CONFIG_TINY_SRCU=y
|
||||||
CONFIG_USE_GENERIC_EARLY_PRINTK_8250=y
|
CONFIG_USE_GENERIC_EARLY_PRINTK_8250=y
|
||||||
CONFIG_USE_OF=y
|
CONFIG_USE_OF=y
|
||||||
|
|
Loading…
Reference in a new issue