2020-07-03 13:00:58 +00:00
|
|
|
#include "qcom-ipq8064.dtsi"
|
2020-01-26 03:47:49 +00:00
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "Qualcomm IPQ8065";
|
|
|
|
compatible = "qcom,ipq8065", "qcom,ipq8064";
|
|
|
|
|
2020-07-03 13:46:31 +00:00
|
|
|
aliases {
|
|
|
|
serial0 = &gsbi4_serial;
|
|
|
|
};
|
|
|
|
|
2020-07-03 13:35:03 +00:00
|
|
|
chosen {
|
|
|
|
stdout-path = "serial0:115200n8";
|
|
|
|
};
|
|
|
|
|
2020-08-14 14:31:40 +00:00
|
|
|
reserved-memory {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
rsvd@41200000 {
|
|
|
|
reg = <0x41200000 0x300000>;
|
|
|
|
no-map;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&gsbi4 {
|
|
|
|
qcom,mode = <GSBI_PROT_I2C_UART>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
serial@16340000 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
/*
|
|
|
|
* The i2c device on gsbi4 should not be enabled.
|
|
|
|
* On ipq806x designs gsbi4 i2c is meant for exclusive
|
|
|
|
* RPM usage. Turning this on in kernel manifests as
|
|
|
|
* i2c failure for the RPM.
|
|
|
|
*/
|
2020-01-26 03:47:49 +00:00
|
|
|
};
|
|
|
|
|
2020-07-03 13:00:58 +00:00
|
|
|
&pcie0 {
|
2020-08-08 14:50:04 +00:00
|
|
|
compatible = "qcom,pcie-ipq8064-v2";
|
2020-07-03 13:00:58 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&pcie1 {
|
2020-08-08 14:50:04 +00:00
|
|
|
compatible = "qcom,pcie-ipq8064-v2";
|
2020-07-03 13:00:58 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&pcie2 {
|
2020-08-08 14:50:04 +00:00
|
|
|
compatible = "qcom,pcie-ipq8064-v2";
|
2020-07-03 13:00:58 +00:00
|
|
|
};
|
|
|
|
|
ipq806x: use qcom-ipq8064.dtsi from upstream
Though a qcom-ipq8064.dtsi file exists upstream, we still do overwrite
it with a full version of our own in the ipq806x target. About half of
the contents of our file are upstream content, the other half are local
improvements.
To prevent us from having a lot of code maintained twice in parallel,
this adjusts the target to use the upstream qcom-ipq8064.dtsi. Our
local changes are arranged into three patches, the first pulling a
commit from upstream, the second doing a few small adjustments, and
the third adding all additional stuff.
This should get us the best of both worlds.
The property "ports-implemented" on sata@29000000 is moved to
2nd-level DTSI files as kernel defines it there as well.
While at, rename 080-ARM-dts-qcom-add-gpio-ranges-property.patch to
include the kernel version where it's added upstream.
Even though this might look more complicated in the first place,
the aim is to bring our files closer to upstream, so we can benefit
from changes directly and vice-versa. After all, this drop about
650 lines just copied from the upstream DTSI file.
Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
2020-07-03 09:12:10 +00:00
|
|
|
&sata {
|
|
|
|
ports-implemented = <0x1>;
|
|
|
|
};
|
|
|
|
|
2020-07-03 13:00:58 +00:00
|
|
|
&smb208_s2a {
|
|
|
|
regulator-min-microvolt = <775000>;
|
|
|
|
regulator-max-microvolt = <1275000>;
|
|
|
|
};
|
2020-01-26 03:47:49 +00:00
|
|
|
|
2020-07-03 13:00:58 +00:00
|
|
|
&smb208_s2b {
|
|
|
|
regulator-min-microvolt = <775000>;
|
|
|
|
regulator-max-microvolt = <1275000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&ss_phy_0 {
|
2020-08-10 11:56:15 +00:00
|
|
|
qcom,rx-eq = <2>;
|
|
|
|
qcom,tx-deamp_3_5db = <32>;
|
|
|
|
qcom,mpll = <5>;
|
2020-07-03 13:00:58 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&ss_phy_1 {
|
2020-08-10 11:56:15 +00:00
|
|
|
qcom,rx-eq = <2>;
|
|
|
|
qcom,tx-deamp_3_5db = <32>;
|
|
|
|
qcom,mpll = <5>;
|
2020-07-03 13:00:58 +00:00
|
|
|
};
|
|
|
|
|
2021-05-20 21:39:36 +00:00
|
|
|
&opp_table_l2 {
|
|
|
|
/delete-node/opp-1200000000;
|
|
|
|
|
|
|
|
opp-1400000000 {
|
|
|
|
opp-hz = /bits/ 64 <1400000000>;
|
|
|
|
opp-microvolt = <1150000>;
|
|
|
|
clock-latency-ns = <100000>;
|
|
|
|
opp-level = <2>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2020-07-03 13:00:58 +00:00
|
|
|
&opp_table0 {
|
2020-01-26 03:47:49 +00:00
|
|
|
/*
|
|
|
|
* On ipq8065 1.2 ghz freq is not present
|
|
|
|
* Remove it to make cpufreq work and not
|
|
|
|
* complain for missing definition
|
|
|
|
*/
|
|
|
|
|
|
|
|
/delete-node/opp-1200000000;
|
|
|
|
|
2021-08-19 18:22:48 +00:00
|
|
|
/*
|
|
|
|
* Voltage thresholds are <target min max>
|
|
|
|
*/
|
2021-03-23 16:41:11 +00:00
|
|
|
opp-384000000 {
|
2021-08-19 18:22:48 +00:00
|
|
|
opp-microvolt-speed0-pvs0-v0 = <975000 926250 1023750>;
|
|
|
|
opp-microvolt-speed0-pvs1-v0 = <950000 902500 997500>;
|
|
|
|
opp-microvolt-speed0-pvs2-v0 = <925000 878750 971250>;
|
|
|
|
opp-microvolt-speed0-pvs3-v0 = <900000 855000 945000>;
|
|
|
|
opp-microvolt-speed0-pvs4-v0 = <875000 831250 918750>;
|
|
|
|
opp-microvolt-speed0-pvs5-v0 = <825000 783750 866250>;
|
|
|
|
opp-microvolt-speed0-pvs6-v0 = <775000 736250 813750>;
|
2020-01-26 03:47:49 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
opp-600000000 {
|
2021-08-19 18:22:48 +00:00
|
|
|
opp-microvolt-speed0-pvs0-v0 = <1000000 950000 1050000>;
|
|
|
|
opp-microvolt-speed0-pvs1-v0 = <975000 926250 1023750>;
|
|
|
|
opp-microvolt-speed0-pvs2-v0 = <950000 902500 997500>;
|
|
|
|
opp-microvolt-speed0-pvs3-v0 = <925000 878750 971250>;
|
|
|
|
opp-microvolt-speed0-pvs4-v0 = <900000 855000 945000>;
|
|
|
|
opp-microvolt-speed0-pvs5-v0 = <850000 807500 892500>;
|
|
|
|
opp-microvolt-speed0-pvs6-v0 = <800000 760000 840000>;
|
2020-01-26 03:47:49 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
opp-800000000 {
|
2021-08-19 18:22:48 +00:00
|
|
|
opp-microvolt-speed0-pvs0-v0 = <1050000 997500 1102500>;
|
|
|
|
opp-microvolt-speed0-pvs1-v0 = <1025000 973750 1076250>;
|
|
|
|
opp-microvolt-speed0-pvs2-v0 = <1000000 950000 1050000>;
|
|
|
|
opp-microvolt-speed0-pvs3-v0 = <975000 926250 1023750>;
|
|
|
|
opp-microvolt-speed0-pvs4-v0 = <950000 902500 997500>;
|
|
|
|
opp-microvolt-speed0-pvs5-v0 = <900000 855000 945000>;
|
|
|
|
opp-microvolt-speed0-pvs6-v0 = <850000 807500 892500>;
|
2020-01-26 03:47:49 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
opp-1000000000 {
|
2021-08-19 18:22:48 +00:00
|
|
|
opp-microvolt-speed0-pvs0-v0 = <1100000 1045000 1155000>;
|
|
|
|
opp-microvolt-speed0-pvs1-v0 = <1075000 1021250 1128750>;
|
|
|
|
opp-microvolt-speed0-pvs2-v0 = <1050000 997500 1102500>;
|
|
|
|
opp-microvolt-speed0-pvs3-v0 = <1025000 973750 1076250>;
|
|
|
|
opp-microvolt-speed0-pvs4-v0 = <1000000 950000 1050000>;
|
|
|
|
opp-microvolt-speed0-pvs5-v0 = <950000 902500 997500>;
|
|
|
|
opp-microvolt-speed0-pvs6-v0 = <900000 855000 945000>;
|
2020-01-26 03:47:49 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
opp-1400000000 {
|
2021-08-19 18:22:48 +00:00
|
|
|
opp-microvolt-speed0-pvs0-v0 = <1175000 1116250 1233750>;
|
|
|
|
opp-microvolt-speed0-pvs1-v0 = <1150000 1092500 1207500>;
|
|
|
|
opp-microvolt-speed0-pvs2-v0 = <1125000 1068750 1181250>;
|
|
|
|
opp-microvolt-speed0-pvs3-v0 = <1100000 1045000 1155000>;
|
|
|
|
opp-microvolt-speed0-pvs4-v0 = <1075000 1021250 1128750>;
|
|
|
|
opp-microvolt-speed0-pvs5-v0 = <1025000 973750 1076250>;
|
|
|
|
opp-microvolt-speed0-pvs6-v0 = <975000 926250 1023750>;
|
2021-03-28 12:17:36 +00:00
|
|
|
opp-level = <1>;
|
2020-01-26 03:47:49 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
opp-1725000000 {
|
|
|
|
opp-hz = /bits/ 64 <1725000000>;
|
2021-08-19 18:22:48 +00:00
|
|
|
opp-microvolt-speed0-pvs0-v0 = <1262500 1199375 1325625>;
|
|
|
|
opp-microvolt-speed0-pvs1-v0 = <1225000 1163750 1286250>;
|
|
|
|
opp-microvolt-speed0-pvs2-v0 = <1200000 1140000 1260000>;
|
|
|
|
opp-microvolt-speed0-pvs3-v0 = <1175000 1116250 1233750>;
|
|
|
|
opp-microvolt-speed0-pvs4-v0 = <1150000 1092500 1207500>;
|
|
|
|
opp-microvolt-speed0-pvs5-v0 = <1100000 1045000 1155000>;
|
|
|
|
opp-microvolt-speed0-pvs6-v0 = <1050000 997500 1102500>;
|
2020-01-26 03:47:49 +00:00
|
|
|
opp-supported-hw = <0x1>;
|
|
|
|
clock-latency-ns = <100000>;
|
2021-03-28 12:17:36 +00:00
|
|
|
opp-level = <2>;
|
2020-01-26 03:47:49 +00:00
|
|
|
};
|
|
|
|
};
|